Memory Protection
Page 0
Page 1
Page 2
Page 3
Process
logical memory
Page 1
Page 3
Page 0
Page 2
Page Table
0
1
2
3
1
4
3
7
0
1
2
3
4
5
6
7
Frame
number
Physical
Memory
v
v
v
v
i
i
Memory protection is implemented by associating protection bits with each frame.
Valid- invalid bit attached to each entry in the page table.
Valid - the associated page is in the process’ logical address space.
Read / write.
Previous slide
Next slide
Back to first slide
View graphic version