Inverted Page Table Architecture
CPU
p
o
f
o
pid
}
Physical
Memory
Page Table
Logical
Address
Physical
Address
pid
p
f
search
TLB
Previous slide
Next slide
Back to first slide
View graphic version